118 |
"A Hardware-Efficent Multi-character String Matching Architecture Using Brute-force Algorithm"
|
117 |
"An Area-efficient Built-in Redundancy Analysis for Embedded Memories with Optimal Repair Rate using 2-D Redundancy"
|
116 |
"An Advanced BIRA Using Parallel Sub-analyzers for Embedded Memories"
|
115 |
"DFT for Achieving Hybrid Transiton Delay Fault Test with Reduced Pin Count Testing"
|
114 |
"A BIST Architecture for Multiple DACs in an LTPS TFT-LCD Source Driver IC"
|
113 |
"FPGA-based Verification Methodology of SOC-type CMOS Image Signal Processor"
|
112 |
"An Efficient Hardware Architecture of the A-star Algorithm for the Shortest Path Search Engine"
|
111 |
"Digital Background Self-calibration for High Resolution Analog to Digital Converters"
|
110 |
"A High-level Signal Integrity Fault Model and Test Methodology for Long On-Chip Interconnections"
|
109 |
"Hybrid Communication-Aware Task Scheduling for Energy Minimization in On-Chip Multiprocessor"
|
[1][2][3][4][5][6][7][8][9][10] Next Page>> |