|
112 |
"An Efficient Hardware Architecture of the A-star Algorithm for the Shortest Path Search Engine"
|
|
111 |
"Digital Background Self-calibration for High Resolution Analog to Digital Converters"
|
|
110 |
"A High-level Signal Integrity Fault Model and Test Methodology for Long On-Chip Interconnections"
|
|
109 |
"Hybrid Communication-Aware Task Scheduling for Energy Minimization in On-Chip Multiprocessor"
|
|
108 |
"An Effective Parallel ALPG Using Instruction Unrolling for High Speed Memory Testing"
|
|
107 |
"Path Delay Fault Diagnosis Using Path Scoring"
|
|
106 |
"Segmented Scan Architecture Using Segment Grouping for Test Cost Reduction"
|
|
105 |
"A heuristic method to reduce fault candidates for a speedy fault diagnosis"
|
|
104 |
"Variable-Length Block Nine-Coded Compression Technique with Huffman Codes and Symbol Merging"
|
|
103 |
"An Effective Hybrid Test Data Compression Method Using Scan Chain Compaction and Dictionary-based Scheme"
|
| << Previous Page [11][12][13][14][15][16][17][18][19][20] Next Page>> |