|
124 |
"A New Scan Slice Encoding Scheme with Flexible Code for Test Data Compression"
|
|
123 |
"Enhenced Redundancy Analysis for Memories Using Geometric Faults Based Search Tree"
|
|
122 |
"An Area Efficient Programmable Built-In Self-Test for Embedded Memories Using an Extended Address Counter"
|
|
121 |
"FiX-Compact : A New X-Tolerant Response Compaction Scheme for Fixed Unknown Logic Values"
|
|
120 |
"A NOVEL SCREEN-ABILITY ESTIMATION METHODOLOGY FOR DRAM WITH A TEST ALGORITHM SIMULATOR: FS5"
|
|
119 |
"An Ant Colony Optimization Approach for the Preference-based Shortest Path Search"
|
|
118 |
"A Hardware-Efficent Multi-character String Matching Architecture Using Brute-force Algorithm"
|
|
117 |
"An Area-efficient Built-in Redundancy Analysis for Embedded Memories with Optimal Repair Rate using 2-D Redundancy"
|
|
116 |
"An Advanced BIRA Using Parallel Sub-analyzers for Embedded Memories"
|
|
115 |
"DFT for Achieving Hybrid Transiton Delay Fault Test with Reduced Pin Count Testing"
|
| [1][2][3][4][5][6][7][8][9][10] Next Page>> |