|
114 |
"A BIST Architecture for Multiple DACs in an LTPS TFT-LCD Source Driver IC"
|
|
113 |
"FPGA-based Verification Methodology of SOC-type CMOS Image Signal Processor"
|
|
112 |
"An Efficient Hardware Architecture of the A-star Algorithm for the Shortest Path Search Engine"
|
|
111 |
"Digital Background Self-calibration for High Resolution Analog to Digital Converters"
|
|
110 |
"A High-level Signal Integrity Fault Model and Test Methodology for Long On-Chip Interconnections"
|
|
109 |
"Hybrid Communication-Aware Task Scheduling for Energy Minimization in On-Chip Multiprocessor"
|
|
108 |
"An Effective Parallel ALPG Using Instruction Unrolling for High Speed Memory Testing"
|
|
107 |
"Path Delay Fault Diagnosis Using Path Scoring"
|
|
106 |
"Segmented Scan Architecture Using Segment Grouping for Test Cost Reduction"
|
| <<이전페이지 [11][12][13][14][15][16][17][18][19][20] 다음 페이지>> |