158 |
"A Test Methodology to Screen Scan-Path Failures"
|
157 |
"Process Variation-aware Bridge Fault Analysis"
|
156 |
"Discussion of Cost-effective Redundancy Architectures"
|
155 |
"Software-Based Embedded Core Test Using Multi-Polynomial for Test Data Reduction"
|
154 |
"Scan Chain Reordering-aware X-Filling and Stitching for Scan Shift Power Reduction"
|
153 |
"A New In-field Bad Block Detection Scheme for NAND flash Chips "
|
152 |
"A 2-D compaction Method using Macro block for Post-Silicon Validation "
|
151 |
"A Scan Segment Skip Technique for Low Power Test "
|
150 |
"A New Built-in Redundancy Analysis Algorithm Based On Multiple Memory Blocks"
|
149 |
"Failure Bitmap Compression Method for 3D-IC Redundancy Analysis"
|
[1][2][3][4][5][6][7][8][9][10] Next Page>> |