|
14 |
"Automatic Code Generation for Simulators using Domain Specific Automatic Programming Techniques"
|
|
13 |
"Massively Parallel Array Processor for Logic, Fault, and Design Error Simulation"
|
|
12 |
"High Performance Fault Simulation using a new Hardware Accelerator"
|
|
11 |
"Path-Delay Fault Simulation for a Standard Scan Design Methodology"
|
|
10 |
"Fastpath: A Path-Delay Test Generator for Standard Scan Design Methodology"
|
|
9 |
"A Path-Delay Test Generator for Large VLSI Circuits"
|
|
8 |
"Automatic VHDL Model Generation System"
|
|
7 |
"Modeling and Simulation of Design Errors"
|
|
6 |
"New Design Error Modeling and Design Validation Metrics"
|
|
5 |
"Automatic Error Pattern Generation for Design Error Detection in a Design Validation"
|
| << Previous Page [21][22] |