|
24 |
"Built-In Self Test for High Density SRAMs"
|
|
23 |
"Built-In Self Test for Content Addressable Memories"
|
|
22 |
"Efficient Redundancy Identification for Test Pattern Generation"
|
|
21 |
"A Parallel Test Algorithm for Pattern Sensitive Faults in Semionductor Random Access Memories"
|
|
20 |
"Efficient Simulation Model Generation Using Automatic Programming Techniques"
|
|
19 |
"An Efficient Path-Delay Fault Simulator for Mixed Level Circuits"
|
|
18 |
"Sampling Based Design Verification Using Design Error Models"
|
|
17 |
"An Efficient Method of Path-Delay Test Generation For Standard Scan Designs"
|
|
16 |
"Single Chip Array Processor for High Performance Design Error Simulation"
|
|
15 |
"A New Design Error Simulation Tool based on Error Model and Sampling Techniques"
|
| << Previous Page [11][12][13][14][15][16][17][18][19][20] Next Page>> |