29 |
"Test Decompression Mechanism Using a Variable Length LFSR"
|
28 |
"Efficient Path Delay Testing Using Scan Justification"
|
27 |
"Accurate Logic Simulation by Overcoming Unknown Value Propagation Problem"
|
26 |
"Built-in-Self-Test Implementation for an Analog-to-Digital Converter"
|
25 |
"Test Pattern Generation Using a Dual MAC Unit"
|
24 |
"Efficient Path Delay Fault Simulation for Standard Scan Designs"
|
23 |
"An Efficient On-Line Monitoring BIST for Remote Service System"
|
22 |
"A New DSP Architecture for Correcting Error Using Viterbi Algorithm"
|
21 |
"A New Survival Architecture for Network Processors"
|
20 |
"An efficient ABR Service Engine for ATM Network"
|
<< Previous Page |