|
56 |
"A Low-Cost BIST Based on Histogram Testing for Analog to Digital Converters"
|
|
55 |
"NoC-Based SoC Test Scheduling Using Ant Colony Optimization"
|
|
54 |
"A New Analog-to-Digital Converter BIST Considering a Transient Zone"
|
|
53 |
"Double component long period waveguide grating filter in sol-gel material"
|
|
52 |
"MDSI : Signal Integrity Interconnect Fault Modeling and Testing for SoCs"
|
|
51 |
"Deterministic built-in self-test using split linear feedback shift register reseeding for low-power testing"
|
|
50 |
"Test Scheduling of NoC-Based SoCs Using Multiple Test Clocks"
|
|
49 |
"SoC Test Scheduling Algorithm Using ACO-Based Rectangle Packing"
|
|
48 |
"System on a Chip Implementation of Social Insect Behavior for Adaptive Network Routing"
|
|
47 |
"IOC-LP: Hybrid Test Data Compression/Decompression Scheme for Low Power Testing"
|
|
<< Previous Page |