50 |
"SOC¸¦ À§ÇÑ DFM ÄھƱâ¼ú [2]" |
49 |
"³ª³ë°øÁ¤¿¡¼ÀÇ ½Ã½ºÅÛ IC Å×½ºÆ® ±â¼ú °³¹ß [1]" |
48 |
"°í¼Ó¸Þ¸ð¸® Å×½ºÆ®¸¦ À§ÇÑ FPGA ±â¹ÝÀÇ °í¼Ó ALPG °³¹ß" |
47 |
"¸Þ¸ð¸® BIST ¿¬±¸" |
46 |
"À¯ºñÄõÅͽº ³×Æ®¿öÅ© Á¤º¸º¸È£ ±â¼ú ¿¬±¸ [2]" |
45 |
"SOC¸¦ À§ÇÑ DFM ÄÚ¾Æ ±â¼ú" |
44 |
"°í¼º´É ¸Þ¸ð¸® Å×½ºÆ®¿ë °í¼Ó BOST stationÀ» À§ÇÑ ALPG °³¹ß" |
43 |
"LCD¿¡ ÃÖÀûÈµÈ video format conversion algorithm °³¹ß ¹× FPGA ±¸Çö" |
42 |
"SOC Å×½ºÆÃ ±â¼ú ¿¬±¸" |
41 |
"SOC Å×½ºÆÃ ±â¼ú °³¹ß" |
40 |
"SoC Å×½ºÆ® ±â¹Ý±â¼ú" |
39 |
"¼±ÇàÇÙ½É IP ¹× Ç÷§Æû ¿¬±¸°³¹ß" |
38 |
"¸ð¹ÙÀÏ µð½ºÇ÷¹ÀÌ¿ë ¼ÒÀÚ ¹× ȸ·ÎÇٽɱâ¼ú ¿¬±¸" |
37 |
"IP ¼³°è ±âÁØ¾È °³¹ß : IP Å×½ºÆ® ±âÁØ¾È °³¹ß" |
36 |
"È¿À²ÀûÀÎ °íÀå Áø´ÜÀ» À§ÇÑ Åø °³¹ß" |
|