Å×½ºÆ® ¿ëÀÌÈ­ ¼³°è
  • ¼ö¾÷¸ñÇ¥ ¹× °³¿ä
  •  This course explores testable design concepts and various design for testability techniques.
  • ¼ºÀûÆò°¡¹æ¹ý
  •  Final Exam 30% Presentation 30% Project 40%
  • ±³Àç ¹× Âü°í¹®Çå
  •  Main Text : None
     Class Notes : http://soc.yonsei.ac.kr
     Supplementary : Essential Electronic Testing
  • Á¶±³Á¤º¸ ¹× ¼ö¾÷°Ô½ÃÆÇ
  •  Joohwan Lee(eldsich@soc.yonsei.ac.kr)
     ¼ö¾÷°Ô½ÃÆÇ : [¹Ù·Î°¡±â]

    Copyright 2003. http://soc.yonsei.ac.kr. All right reserved. Computer Systems & Reliable SoC LAB  Designed by  daiginda@soc.yonsei.ac.kr