µðÁöÅÐ ³í¸® ȸ·Î
  • ¼ö¾÷¸ñÇ¥ ¹× °³¿ä
  •  ¡ß ±³°ú¸ñÀÇ ¸ñÇ¥
     µðÁöÅÐ ³í¸®È¸·ÎÀÇ ±âº»ÀûÀÎ ÇØ¼®¹æ¹ý°ú ¼³°è ¹æ¹ýÀ» ÀÍÈ÷°í À̸¦ ¹ÙÅÁÀ¸·Î ´Ù¾çÇÑ µðÁöÅÐ ³í¸®È¸·Î¸¦ ¼³°èÇϰí
     CAD µµ±¸µéÀ» ÀÍÈ÷´Âµ¥ ¸ñÀûÀÌ ÀÖ´Ù.

     ¡ß ±³°ú¸ñ °³¿ä
    1. Boolean algebra¿Í ±âº»ÀûÀÎ ³í¸®È¸·Îµé¿¡ °üÇÑ ³»¿ëÀ» ¼÷ÁöÇϰí À̸¦ ¹ÙÅÁÀ¸·Î µðÁöÅÐ ³í¸®È¸·Î¸¦ ¼³°èÇϰí
      CAD ¾Ë°í¸®µë°ú µµ±¸µéÀ» ÀÌÇØÇÑ´Ù.
    2. Boolean Algebra, Combinational Circuit, Karnaugh map, Sequential Circuit, VHDL, Flip-Flop µî
  • ¼ºÀûÆò°¡¹æ¹ý
  •  ¡ß ¼ºÀûÆò°¡¹æ¹ý
     1Â÷Áß°£½ÃÇè(25%), 2Â÷Áß°£½ÃÇè(25%) ±â¸»½ÃÇè(25%), º¸°í¼­ ¹× ÄûÁî(25%), ¼ö¾÷Âü¿©µµ (0%)
     6¹ø ÀÌ»ó °á¼® F, ½ÃÇè½Ã cheatingÀº F, Áö°¢ 2¹øÀº °á¼® 1¹ø(Áö°¢ÀÇ Á¤ÀÇ:Ãâ¼® ºÎ¸¦ ¶§ ÀÚ¸®¿¡ ¾ø´Â °Í)
     ¼÷Á¦´Â °¢ chap.°¡ ³¡³ª¸é ÀÚµ¿À¸·Î 1ÁÖÀÏ ÈÄ ¿¬½À½Ã°£±îÁö Á¦Ãâ, delay´Â 0Á¡Ã³¸®
  • ±³Àç ¹× Âü°í¹®Çå
  •  ¡ß ÁÖ±³Àç
     Contemporary Logic Design by Katz (2nd edition)
     ¡ß Âü°í¹®Çå
     Fundamentals of Logic Design by Roth
  • Á¶±³Á¤º¸ ¹× ¼ö¾÷°Ô½ÃÆÇ
  •  °­À챂 : neokings@soc.yonsei.ac.kr(2775)
     ÀÌ´ë¿­: eto10@soc.yonsei.ac.kr(7705)
     ¼ö¾÷°Ô½ÃÆÇ : [¹Ù·Î°¡±â]

    Copyright 2003. http://soc.yonsei.ac.kr. All right reserved. Computer Systems & Reliable SoC LAB  Designed by  daiginda@soc.yonsei.ac.kr